

BEST AVAILABLE COPY

⑬ 日本国特許庁 (JP)

⑭ 特許出願公開

⑯ 公開特許公報 (A)

昭56-111258

⑰ Int. Cl.³

識別記号

庁内整理番号

⑱ 公開 昭和56年(1981)9月2日

H 01 L 27/12

6426-5F

21/76

6426-5F

29/78

6603-5F

発明の数 1

審査請求 未請求

(全 3 頁)

① 薄膜半導体装置

組合共同研究所内

② 特 願 昭55-160

③ 出 願 人 超エル・エス・アイ技術研究組
合

④ 出 願 昭55(1980)1月7日

東京都港区三田一丁目4番28号

⑤ 発 明 者 岩松誠一

(三田国際ビルディング21階)

川崎市高津区宮崎4丁目1番1

⑥ 代 理 人 弁理士 薄田利幸

号超エル・エス・アイ技術研究

明 細 書

発明の名称 薄膜半導体装置

特許請求の範囲

1. シリコンナイトライドからなる基板又は膜の上にシリコンオキサイド膜を介して単結晶半導体膜を形成すると共にこの半導体膜に結集領域を形成したことを特徴とする薄膜半導体装置。

発明の詳細な説明

本発明は、誘電体基板又は誘電体膜上に形成した単結晶半導体膜を用いて構成される薄膜半導体装置に関する。

従来、単結晶Si基板の上にSiO₂膜を介して多結晶Si膜を形成した後、この多結晶Si膜をレーザービームで照射加熱しながら走査（いわゆるレーザーアノール）して単結晶化させ、この単結晶化されたSi膜を用いて薄膜IGFET（絶縁ゲート電界効果トランジスタ）を構成することはすでに知られている。

しかるに、このような半導体装置においては、単結晶Si膜の下地としてのSiO₂膜中にNa⁺

等のイオン性汚染物質が侵入し、IGFETのスレッショールド電圧V_{TH}等の諸特性を変動させる不都合があった。

本発明の目的は、このような不都合をなくした新規な薄膜半導体装置を提供することにある。


本発明による装置は、シリコンナイトライドがイオン性汚染物質を阻止する性質を有することを巧みに利用して単結晶半導体膜の下地膜としてのSiO₂膜にイオン性汚染物質が侵入するのを防止するようにしたこととを特徴とするものであつて、以下、図付図面に示す実施例について詳述する。

第1図は、本発明の実施例による薄膜IGFETを示すもので、10は単結晶Si基板、11は基板10上にCVD法等により0.1~2μmの厚さに形成されたSi₃N₄膜、12はSi₃N₄膜上にCVD法等により形成されたSiO₂膜である。基板10は多結晶Siであつてもよく、サファイア、石英等の誘電体であつてもよい。


SiO₂膜上にはCVD法又は蒸着法等により多結晶Si膜又はアモルファスSi膜が被覆され、

特開昭56-111258(3)


第 1 圖



第 2 圖



第 3 圖



Family list**1** family member for:**JP56111258**

Derived from 1 application.

1 THIN FILM SEMICONDUCTOR DEVICEPublication Info: **JP56111258 A** - 1981-09-02

Data supplied from the *esp@cenet* database - Worldwide

Japanese Patent Laid-Open Publication No. 56-111258

Laid-Open Date: September 2, 1981

Application No. 55-160

Application Date: January 7, 1980

Request for Examination: Not made

Inventor: Seiichi Iwamatsu

Applicant: Chou-L.S.I. Gijutsu Kenkyu Kumiai

Title of the Invention:

THIN FILM SEMICONDUCTOR DEVICE

Claims:

A thin film semiconductor device characterized in that a single crystal semiconductor film is formed over a substrate or a film made of silicon nitride through a silicon oxide film, and active regions are formed on said semiconductor film.

Detailed Description of the Invention:

This invention relates to a thin film semiconductor device fabricated by use of a single crystal semiconductor film formed over a dielectric substrate or a dielectric film.

It is known to fabricate a thin film IGFET (insulated gate field effect transistor) by the steps of forming a polycrystalline Si film over a single crystal Si substrate through a SiO₂ film, scanning (so-called "laser annealing")

the poly-Si film to convert it to a single crystal while a laser beam is irradiated to the poly-Si film to heat it, and using the Si film so converted to the single crystal.

However, such a semiconductor device is not free from the problem that ionic contaminants such as Na^+ enter the SiO_2 film as the underlying film of the single Si film and invite fluctuation of various characteristics of IGFET such as its threshold voltage V_{th} .

It is an object of the present invention to provide a novel thin film semiconductor device that eliminates the problem described above.

The semiconductor device according to the present invention is characterized by skillfully utilizing the property of silicon nitride of impeding ionic contaminants, and by preventing the ionic contaminants from entering the SiO_2 film as the underlying film. Hereinafter, the present invention will be explained in detail with reference to an embodiment thereof shown in the accompanying drawings.

FIG. 1 shows a thin film IGFET according to an embodiment of the present invention. Reference numeral 10 denotes a single crystal Si substrate. Reference numeral 11 denotes a Si_3N_4 film formed on the substrate 10 to a thickness of 0.1 to 2 μm by a CVD process, or the like. Reference numeral 12 denotes a SiO_2 film formed on the Si_3N_4 film by the CVD process,

or the like.

The substrate 10 may be made of polycrystalline Si or a dielectric such as sapphire, quartz, or the like.

A poly-Si film or an amorphous Si film is deposited onto the SiO₂ film by the CVD process or vacuum deposition. While being irradiated and heated by a laser beam, etc, this Si film is scanned and converted to a single Si film 13. The single crystal Si film 13 is converted to a P type as a P type deciding impurity such as boron is doped before or after its crystallization to the single crystal.

A gate insulating SiO₂ film is formed on the surface of the P type Si film 13 by a thermal formation method, or the like, and a poly-Si film 15 is deposited to this SiO₂ film 14 by the CVD process, or the like. This poly-Si film 15 is patterned into a predetermined gate pattern, and the SiO₂ film 14 below the Si film 15 is then selectively etched with the Si film 15 as the mask, whenever necessary. Selective diffusion treatment or selective ion implantation treatment is carried out with Si film 15 and the SiO₂ portion below the former as the mask, forming thereby N⁺ type source region 16 and drain region 17. Since an N type deciding impurity is simultaneously doped into the Si film 15, too, the Si film 15 is converted to the N⁺ type (or its resistance is lowered).

In the thin film IGFET described above, the Si₃N₄ film 11 is interposed between the substrate 10 and the SiO₂ film

12 and checks invasion of the ionic contaminants into the SiO_2 film 12. Therefore, influences of the ionic contaminants on the channel region as the active region formed in the single crystal Si film 13 on the SiO_2 film can be minimized. The Si_3N_4 film 11 comes into contact with the single crystal Si film 13 not directly but through the SiO_2 film 12. Consequently, the interface charge density Q_{ss} becomes desirably small for stabilizing the characteristics. Incidentally, Q_{ss} is about $10^{12}/\text{cm}^2$ for the Si- Si_3N_4 interface and is about $2 \times 10^{10}/\text{cm}^2$ for the Si- SiO_2 interface.

FIG. 2 shows a thin film IGFET according to another embodiment of the present invention. In the drawing, like reference numerals are used to identify like constituents as in FIG. 1 and the detailed explanation of such constituents will be omitted. The feature of the device shown in FIG. 2 resides in that after holes are formed at positions corresponding to scribe lines A and B of the SiO_2 film 12 in such a way as to encompass the FET formation portion, the single crystal Si film 13 is formed, and a SiO_2 film 18 for isolation is then formed by a selective oxidation treatment in such a way as to encompass the FET formation portion. According to this arrangement, the single crystal Si film portion 13A outside the SiO_2 film 18 encompasses the FET formation portion while keeping contact with the Si_3N_4 film 11. Moreover, such an enclosure structure remains even after scribing is conducted

along the scribe lines A and B and the substrate 10 is diced into a plurality of chips or pellets. Therefore, the edge part of the SiO_2 film 12 is covered with the single crystal Si film portion 13A and is not exposed to the chip edge with the result that a greater effect of preventing ionic contamination can be obtained than in the case of FIG. 1.

FIG. 3 shows a thin film IGFET according to still another embodiment of the present invention. Like reference numerals are used in this drawing as in FIG. 1, and the explanation of like constituents will be omitted. The feature of IGFET shown in FIG. 3 is that after a ring-like hole is so formed in the SiO_2 film 12 as to encompass the FET formation portion, the FET portion is formed by the method described with reference to FIG. 1a protective film 19 of PSG (phospho-silicate glass) covers the FET portion, a ring-like hole corresponding to the ring-like hole of the SiO_2 film is then formed in the protective film 19, and the Si_3N_4 film 20 is thereafter formed over the entire surface of the substrate. According to this arrangement, the Si_3N_4 film 20 comes into contact with the Si_3N_4 film 11 on the surface of the substrate through the ring-like holes formed in the protective film 19 and in the SiO_2 film. Therefore, the FET portion is encompassed and covered as a whole with the Si_3N_4 films 11 and 20. Consequently, this embodiment provides a greater ionic contamination prevention effect and a greater passivation effect than in the cases of FIGS. 1 and

2.

Incidentally, the Si_3N_4 film is formed on the surface of the substrate in the embodiments given above but the substrate itself may well be made of a Si_3N_4 material. In such a case, the Si_3N_4 film need not be formed on the surface of the substrate.

Brief Description of the Drawings:

FIGS. 1, 2 and 3 are sectional views each showing a thin film IGFET according to a different embodiment of the present invention.

10: substrate

11: Si_3N_4 film

12: SiO_2 film

13: single crystal Si film

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.